VLSI SoC Design using Verilog HDL

Awarded to

Priyangana Sarmah

Issued on:January 13, 2025

Priyangana Sarmah's account is verified. Maven Silicon certifies their successful completion of VLSI SoC Design using Verilog HDL