Refund Policy

Thank you for buying our courses. We ensure that our users have a rewarding experience while they discover, assess, and purchase our courses.

Offline/Instructor-led Classroom Courses – Refund Policy:

If Maven Silicon cancels the training course/batch for any reasons, 100% refund will be paid to the trainee/candidate.

Once the course starts, the course fee will not be refunded for any reasons and under any circumstances, except for the valid health issues, with proper medical certificate from the authorised medical officers.

Online Course – Refund Policy:

As with any online purchase experience, there are terms and conditions that govern the Refund Policy. When you buy a training course on Maven Silicon, you agree to our Privacy Policy, Terms of Use and refund policy.

Cancellation & Refunds: Online Training:

Raise refund request within 5 days of purchase of course. Money back guarantee is void if the participant has accessed more than 15% content or downloaded any material.

All refunds will be processed within 10 working days after the refund request is approved by Maven Silicon.

Get in touch

We'd love to hear from you!

Email us

Our support team is here to help.


elearn@maven-silicon.com

Visit us

Come say hello at our office.

# 21/1A, III Floor, MS Plaza, Gottigere, 
Bannerghatta Road, Bangalore - 560076

Call us

Mon - Sat from 8am to 7pm

080 6909 6300

   Online VLSI Courses

   Online VLSI Courses

   Digital Design - Hands On

   VLSI Design Methodologies

   VLSI System On Chip Design - Overview

Blended VLSI Programs

Blended VLSI Design

Blended VLSI Verification

Blended VLSI Physical Design

Advanced VLSI Verification

Corporate

Advanced VLSI Design

Advanced ASIC Verification

Design for Testability - DFT

SystemVerilog for Verification

University

Campus Connect Program

VLSI SoC Design using Verilog HDL

SoC Design and Verification -- Webinar

VLSI Design using Verilog HDL Webinar

   RISC-V

   RISC-V Instruction Set Architecture

   RISC-V RV32I RTL Design

   RISC-V ISA & RV32I RTL Architecture Design

   RISC-V RV32I RTL Design using Verilog HDL

ARM

ARM Architecture

VLSI Projects

ABLE5 - Aceic’s Bluetooth Low Energy revision 5

AHB2APB Bridge VIP

AXI VIP

SPI VIP