dots bg

RISC-V RV32I RTL Design using Verilog HDL

Embark on the journey of RISC-V RV32I RTL Design using Verilog HDL with Maven Silicon, developing practical skills in implementing RTL structures for RISC-V.

4.7
(167 ratings)
Course Instructor Maven Silicon
To enroll in this course, please contact the Admin
dots bg

Course Overview

Explore the intricacies of "RISC-V RV32I RTL Design using Verilog HDL" with a holistic approach. Begin with a solid foundation in RISC-V Instruction Set Architecture and progress through RTL architecture design, including a 5-stage pipelined implementation. Immerse yourself in Verilog HDL, mastering data types, operators, and advanced techniques for verification. Engage in hands-on labs to reinforce your skills and culminate in the creation of a multi-stage pipeline processor design. Cap off your journey with a final test, showcasing your prowess in RISC-V design using Verilog HDL.

Course Curriculum

1 Subject

RISC-V RV32I RTL Design using Verilog HDL

12 Exercises57 Learning Materials

RISC-V Instruction Set Architecture

RISC-V Overview

Video
9:42

RISC-V Open ISA Part-1 - (Introduction to Various ISA's and Extensions of RISC-V)

Video
12:17

RISC-V Open ISA Part-2 (SoC architecture based on RISC-V ISA)

Video
9:15

RISC-V ISA Part-1 ( introduction)

Video
10:43

RISC-V ISA Part-2 ( RISC-V Registers and Modes)

Video
15:58

RISC-V ISA Part-3 ( introduction to Privileged Architecture)

Video
20:42

Base ISA

Video
15:6

RV32I Base Instructions(R & I type)

Video
23:9

RV32I Base Instructions(S & B Type)

Video
23:30

RV32I Base Instructions(J Type)

Video
15:19

RV32I Base Instructions (U type)

Video
17:11

Knowledge Check : RISC-V ISA

Exercise

RISC-V RV32I Reference Guide

RISC-V RV32I Quick Reference Guide

PDF

RISC-V RV32I RTL Architecture Design

RISC-V Execution Stages and Flow

Video
8:36

RISC-V Register File and RV32I Instructions Format

Video
12:52

RV32I R Type ALU Datapath

Video
9:29

RV32I I Type ALU Datapath

Video
6:33

RV32I S Type ALU Datapath - Load & Store

Video
13:4

RV32I B Type ALU Datapath

Video
8:23

RV32I J Type ALU Datapath JAL & JALR

Video
9:26

RV32I U Type ALU Datapath and Summary

Video
10:18

Knowledge Check : RISC-V RTL Design

Exercise

RISC-V RV32I 5 Stage Pipelined RTL Design

CPU Performance and RISC-V 5 Stage Pipeline Overview

Video
15:12

RISC-V 5 Stage Pipeline Data Hazards & Design Approach

Video
16:3

RISC-V 5 Stage Pipeline Control Hazards & Design Approach

Video
13:51

Knowledge Check : RISC-V Pipelined RTL Design

Exercise

Introduction to Verilog HDL

Verilog_Course_Agenda

Video
14:12

VerilogHDL_Introduction

Video
28:35

Knowledge Check - Introduction to Verilog HDL

Exercise

Verilog HDL Reference Guide

Verilog HDL - Quick Reference Guide

PDF

Verilog HDL: Data Types

Data Types

Video
30:4

Knowledge Check - Data Types

Exercise

Verilog HDL: Operators

Verilog Operators

Video
30:6

Knowledge Check - Verilog Operators

Exercise

Advanced Verilog for Verification

Advance Verilog for Verification

Video
29:7

Knowledge Check - Verilog for Verification

Exercise

Verilog HDL: Assignments

Assignments

Video
23:21

Knowledge Check - Assignments

Exercise

Verilog HDL: Structured Procedures

Structured Procedures

Video
20:31

Knowledge Check - Structured Procedures

Exercise

Verilog HDL : Synthesis Coding Style

Synthesis Coding Style

Video
20:59

Knowledge Check - Synthesis Coding Style

Exercise

Verilog HDL: Finite State Machine

Finite State Machine

Video
16:19

Knowledge Check - Finite State Machine

Exercise

Summary - Verilog HDL

Summary

Video
23:58

Verilog HDL : Labs

Instructions - Verilog Labs

PDF

Verilog Lab Manual

PDF

Verilog Labs Folder - Download

ZIP

EDA Tools - Installation Guide

Video
18:50

EDA Tools - User Guide

Video
5:22

Solution to Lab 1

Video
23:43

Solution to Lab 2

Video
10:28

Solution to Lab 3

Video
6:1

Solution to Lab 4

Video
6:53

Solution to Lab 5

Video
6:41

Solution to Lab 6

Video
8:18

Solutions - Verilog Labs - Download

ZIP

Project: RISC-V RV32I Multi stage pipeline processor RTL Design

The RISC-V Instruction Set Manual

PDF

MSRV32I Core Design Specification

PDF

RISC-V RV32I - Quick Reference Guide for Instrcutions

PDF

Final Test: RISCV design

RISCV design

Exercise

RISC-V RTL Design

ALU Design

Video
11:3

ALU Verification

Video
7:48

Integer file design

Video
7:12

Integer File Verification

Video
9:19

RISC-V RTL Design & Verification Part -1

Video
13:41

RISC-V RTL Design & Verification Part -2

Video
12:22

RISC-V RTL Design & Verification Part -3

Video
19:45

RISC-V RTL Design & Verification Part -4

Video
6:21

Course Instructor

tutor image

Maven Silicon

252 Courses   •   311108 Students


Ratings & Reviews

4.7 /5

167 ratings

158 reviews

5

69%

4

31%

3

0%

2

0%

1

0%
MH
Meghana Hanakunti

3 months ago

SS
Sameer Singh

a year ago

RR
RITHAMI R

a year ago

its a goood course

Get in touch

We'd love to hear from you!

Email us

Our support team is here to help.


elearn@maven-silicon.com

Visit us

Come say hello at our office.

# 21/1A, III Floor, MS Plaza, Gottigere, 
Bannerghatta Road, Bangalore - 560076

Call us

Mon - Sat from 8am to 7pm

080 6909 6300