RISC-V RV32I RTL Design using Verilog HDL
Embark on the journey of RISC-V RV32I RTL Design using Verilog HDL with Maven Silicon, developing practical skills in implementing RTL structures for RISC-V.
/CourseBundles(31)/671-RISC-V_RV32I_RTL_Design_using_Verilog_HDL-min.png)
Course Overview
Explore the intricacies of "RISC-V RV32I RTL Design using Verilog HDL" with a holistic approach. Begin with a solid foundation in RISC-V Instruction Set Architecture and progress through RTL architecture design, including a 5-stage pipelined implementation. Immerse yourself in Verilog HDL, mastering data types, operators, and advanced techniques for verification. Engage in hands-on labs to reinforce your skills and culminate in the creation of a multi-stage pipeline processor design. Cap off your journey with a final test, showcasing your prowess in RISC-V design using Verilog HDL.
Course Instructor
/102477-Maven_Logo_(elearn_profile_pic)_(3).png){kind=logo}
Maven Silicon
262 Courses • 326048 Students
Ratings & Reviews
4.7 /5
167 ratings
●
158 reviews
5
4
3
2
1
Course Curriculum
1 Subject
RISC-V RV32I RTL Design using Verilog HDL
12 Exercises • 57 Learning Materials
RISC-V Instruction Set Architecture
RISC-V Overview
RISC-V Open ISA Part-1 - (Introduction to Various ISA's and Extensions of RISC-V)
RISC-V Open ISA Part-2 (SoC architecture based on RISC-V ISA)
RISC-V ISA Part-1 ( introduction)
RISC-V ISA Part-2 ( RISC-V Registers and Modes)
RISC-V ISA Part-3 ( introduction to Privileged Architecture)
Base ISA
RV32I Base Instructions(R & I type)
RV32I Base Instructions(S & B Type)
RV32I Base Instructions(J Type)
RV32I Base Instructions (U type)
Knowledge Check : RISC-V ISA
RISC-V RV32I Reference Guide
RISC-V RV32I Quick Reference Guide
RISC-V RV32I RTL Architecture Design
RISC-V Execution Stages and Flow
RISC-V Register File and RV32I Instructions Format
RV32I R Type ALU Datapath
RV32I I Type ALU Datapath
RV32I S Type ALU Datapath - Load & Store
RV32I B Type ALU Datapath
RV32I J Type ALU Datapath JAL & JALR
RV32I U Type ALU Datapath and Summary
Knowledge Check : RISC-V RTL Design
RISC-V RV32I 5 Stage Pipelined RTL Design
CPU Performance and RISC-V 5 Stage Pipeline Overview
RISC-V 5 Stage Pipeline Data Hazards & Design Approach
RISC-V 5 Stage Pipeline Control Hazards & Design Approach
Knowledge Check : RISC-V Pipelined RTL Design
Introduction to Verilog HDL
Verilog_Course_Agenda
VerilogHDL_Introduction
Knowledge Check - Introduction to Verilog HDL
Verilog HDL Reference Guide
Verilog HDL - Quick Reference Guide
Verilog HDL: Data Types
Data Types
Knowledge Check - Data Types
Verilog HDL: Operators
Verilog Operators
Knowledge Check - Verilog Operators
Advanced Verilog for Verification
Advance Verilog for Verification
Knowledge Check - Verilog for Verification
Verilog HDL: Assignments
Assignments
Knowledge Check - Assignments
Verilog HDL: Structured Procedures
Structured Procedures
Knowledge Check - Structured Procedures
Verilog HDL : Synthesis Coding Style
Synthesis Coding Style
Knowledge Check - Synthesis Coding Style
Verilog HDL: Finite State Machine
Finite State Machine
Knowledge Check - Finite State Machine
Summary - Verilog HDL
Summary
Verilog HDL : Labs
Instructions - Verilog Labs
Verilog Lab Manual
Verilog Labs Folder - Download
EDA Tools - Installation Guide
EDA Tools - User Guide
Solution to Lab 1
Solution to Lab 2
Solution to Lab 3
Solution to Lab 4
Solution to Lab 5
Solution to Lab 6
Solutions - Verilog Labs - Download
Project: RISC-V RV32I Multi stage pipeline processor RTL Design
The RISC-V Instruction Set Manual
MSRV32I Core Design Specification
RISC-V RV32I - Quick Reference Guide for Instrcutions
Final Test: RISCV design
RISCV design
RISC-V RTL Design
ALU Design
ALU Verification
Integer file design
Integer File Verification
RISC-V RTL Design & Verification Part -1
RISC-V RTL Design & Verification Part -2
RISC-V RTL Design & Verification Part -3
RISC-V RTL Design & Verification Part -4
FAQs
1. What will I learn in a RISC-V RV32I RTL Design using Verilog HDL course?
2. Is prior knowledge of Verilog required for this RISC-V RTL design course?
3. What tools and software are used in this course?
4. Who should take the RISC-V RV32I RTL Design course?
5. What is the main focus of the RV32I design in this course?
6. Does this course include hands-on projects?
7. What is the advantage of using Verilog HDL for RISC-V RTL design?
8. Can I extend the RV32I processor in this course for custom applications?
9. What is the significance of learning RISC-V RV32I design for a career in hardware development?
10. How will this course help in learning processor architecture?
Get in touch
We'd love to hear from you!
Visit us
Come say hello at our office.
# 21/1A, III Floor, MS Plaza, Gottigere,
Bannerghatta Road, Bangalore - 560076
Call us
Mon - Sat from 8am to 7pm
080 6909 6300
Online VLSI Courses
Digital Design - Hands On
VLSI Design Methodologies
VLSI System On Chip Design - Overview
Blended VLSI Programs
Blended VLSI Physical Design
Corporate
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy