Welcome to the Design for Testability (DFT) course, where you'll gain valuable insights into testing strategies and methodologies in the VLSI domain. This module covers Intro to Testing, Fault Collapsing, ATPG, Fault Simulation, DFT Basics, Scan Insertion & Test Compression, Boundary Scan & BIST, and various miscellaneous concepts. The Tessent Shell Overview and DFT Labs provide hands-on experiences to enhance your practical skills. The course includes a pre-assessment test to gauge your understanding before delving into the intricacies of DFT. Be prepared to explore advanced digital design concepts, Verilog HDL, and RISC-V ISA & RV32I RTL Design in subsequent modules for a holistic VLSI learning journey.
262 Courses • 326048 Students
4.8 /5
79 ratings
●
74 reviews
5
4
3
2
1
6 Subjects
1 Exercises •
23 Exercises • 54 Learning Materials
12 Exercises • 43 Learning Materials
6 Exercises • 52 Learning Materials
1 Exercises • 24 Learning Materials
3 Learning Materials
We'd love to hear from you!
Come say hello at our office.
# 21/1A, III Floor, MS Plaza, Gottigere,
Bannerghatta Road, Bangalore - 560076
Mon - Sat from 8am to 7pm
080 6909 6300
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy