RISC-V ISA & RV32I RTL Architecture Design
Explore the intricate architecture of RISC-V ISA and RV32I RTL design with Maven Silicon to uncover the principles behind designing efficient and reliable RTL structures.
/CourseBundles(30)/670-RISC-V_ISA_&_RV32I_RTL_Architecture_Design-min.png)
Course Overview
Embark on a comprehensive journey in "RISC-V ISA & RV32I RTL Architecture Design" covering fundamental VLSI concepts, SoC design, and the distinctions between ASIC and FPGA. Navigate through the VLSI design flow, explore digital electronics, and delve into key topics like STA, sequential circuits, memories, and the intricacies of RISC-V ISA. Witness the evolution from RISC-V Instruction Set Architecture to RTL architecture design, culminating in the implementation of a 5-stage pipelined design. Engage with hands-on modules to reinforce your understanding of this dynamic field.
Course Curriculum
1 Subject
RISC-V ISA & RV32I RTL Architecture Design
1 Exercises • 53 Learning Materials
Introduction to VLSI & SoC Design
Electronic System
Smartphone - SoC - Architecture
SoC Design
ASIC Vs FPGA
Knowledge Check : Introduction to VLSI
ASIC Design Flow
ASIC Design Flow - Part-1 (Specification)
ASIC Design Flow - Part-2 (Architecture to RTL Design)
ASIC Design Flow - Part-3 (Verification to Gate Level Simulation)
ASIC Design Flow - Part-4 (DFT to STA)
ASIC Design Flow - Part-5 (Layout to GDS - II and AMS Flow)
Digital Electronics
Introduction to Digital Electronics
Number Systems and Codes
Number Systems and Codes
Logic Circuits
Logic Circuits
Combinational Circuits
Combinational Circuits - I
Combinational Circuits - II
Sequential Circuits
Sequential Circuits - I
Sequential Circuits - II
Finite State Machines
FSM
Memories
Memories
STA : Introduction
STA in Design Flow
Why & What is Timing Analysis?
Types of Timing Analysis
False Paths & Multi Cycle Paths
STA: Clock
Clock - Part -1
Clock - Part - 2
STA : Timing Parameters
Timing Parameters in STA - Part-1
Timing Parameters in STA - Part-2
Timing Parameters in STA - Part-3
STA: Timing Analysis Procedure
Timing Analysis on Sequential Circuits - Part-1
Timing Analysis on Sequential Circuits - Part-2
STA Procedure
STA : Techniques to Improve Timing
Different Techniques to improve timing
RISC-V Instruction Set Architecture
RISC-V Overview
RISC-V Open ISA Part-1 - (Introduction to Various ISA's and Extensions of RISC-V)
RISC-V Open ISA Part-2 (SoC architecture based on RISC-V ISA)
RISC-V ISA Part-1 ( introduction)
RISC-V ISA Part-2 ( RISC-V Registers and Modes)
RISC-V ISA Part-3 ( introduction to Privileged Architecture)
Base ISA
RV32I Base Instructions(R & I type)
RV32I Base Instructions(S & B Type)
RV32I Base Instructions(J Type)
RV32I Base Instructions (U type)
RISC-V RV32I RTL Architecture Design
RISC-V Execution Stages and Flow
RISC-V Register File and RV32I Instructions Format
RV32I R Type ALU Datapath
RV32I I Type ALU Datapath
RV32I S Type ALU Datapath - Load & Store
RV32I B Type ALU Datapath
RV32I J Type ALU Datapath JAL & JALR
RV32I U Type ALU Datapath and Summary
RISC-V RV32I 5 Stage Pipelined RTL Design
CPU Performance and RISC-V 5 Stage Pipeline Overview
RISC-V 5 Stage Pipeline Data Hazards & Design Approach
RISC-V 5 Stage Pipeline Control Hazards & Design Approach
Course Instructor
/102477-Maven_Logo_(elearn_profile_pic)_(3).png){kind=logo}
Maven Silicon
244 Courses • 299499 Students
Ratings & Reviews
5 /5
2 ratings
●
1 reviews
5
4
3
2
1
Get in touch
We'd love to hear from you!
Visit us
Come say hello at our office.
# 21/1A, III Floor, MS Plaza, Gottigere,
Bannerghatta Road, Bangalore - 560076
Call us
Mon - Sat from 8am to 7pm
080 6909 6300
Online VLSI Courses
Digital Design - Hands On
VLSI Design Methodologies
VLSI System On Chip Design - Overview
Blended VLSI Programs
Blended VLSI Physical Design
Corporate
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy