VLSI SoC Design using Verilog HDL

Awarded to

Sakshi Anand Hawaldar

Issued on:July 9, 2025

Sakshi Anand Hawaldar's account is verified. Maven Silicon certifies their successful completion of VLSI SoC Design using Verilog HDL