VLSI SoC Design using Verilog HDL

Awarded to

Polu Charana Sree

Issued on:January 25, 2026

Polu Charana Sree's account is verified. Maven Silicon certifies their successful completion of VLSI SoC Design using Verilog HDL

Loading PDF...