VLSI SoC Design using Verilog HDL

Awarded to

Yashika Priyadarshi

Issued on:January 29, 2026

Yashika Priyadarshi's account is verified. Maven Silicon certifies their successful completion of VLSI SoC Design using Verilog HDL

Loading PDF...