This advanced-level course is designed to deepen your understanding of Verilog for digital design and verification. Building on foundational knowledge, it explores sophisticated features of the language including timescale directives, system tasks, and localparam usage. Learners will master the use of generate blocks and continuous procedural assignments for scalable design. The course emphasizes verification techniques with self-checking testbenches and automated tasks, and introduces named events and the stratified event queue for precise simulation control. A knowledge check ensures learners consolidate their skills, making this course ideal for engineers aiming to enhance their Verilog proficiency in real-world applications.
1 Subject
2 Exercises • 6 Learning Materials
4.9 /5
9 ratings
●
1 reviews
5
4
3
2
1
We'd love to hear from you!
Come say hello at our office.
# 21/1A, III Floor, MS Plaza, Gottigere,
Bannerghatta Road, Bangalore - 560076
Mon - Sat from 8am to 7pm
080 6909 6300
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy