dots bg

Design for Testability

Optimize digital design for testability with Maven Silicon. Explore strategies and techniques for robust testing processes in VLSI and hardware development.

4.7
(302 ratings)
Course Instructors Maven Silicon Deepika Paramesh Nelavalli Kaveri Chandana Maven Silicon Training Support

₹9900.00 ₹19900.00 50% OFF

dots bg

Course Overview

Welcome to the Design for Testability course – your comprehensive exploration of testing methodologies in the realm of electronic design. From Intro to Testing to hands-on DFT Labs, this course delves into key modules covering fault collapsing, ATPG, DFT basics, scan insertion, test compression, boundary scan, BIST, and more. Engage in practical labs to reinforce your knowledge and be well-prepared to implement robust testable designs. Join us on this enlightening journey into the world of Design for Testability!

Please write to tech_support@maven-silicon.com to learn more about VPN configurations and to get access to the tool.

Course Curriculum

2 Subjects

Design for Testability - DFT

6 Exercises53 Learning Materials

Reference Books

DFT Theory - Reference Book

PDF

Tessent Shell

PDF

Intro to Testing

Introduction to Testing and DFT

Video
00:12:51
FREE

Verification vs Testing

Video
00:03:12

Faults and Types of Testing

Video
00:07:40

Levels of Testing

Video
00:05:52

Fault Modelling

Video
00:11:38

Knowledge check: Introduction to testing

Exercise

Fault Collapsing

Fault Collapsing Part-1

Video
00:07:23

Fault Collapsing Part-2

Video
00:05:20

Fault Collapsing Part-3

Video
00:05:24

Introduction to ATPG

Introduction to ATPG

Video
00:04:56

Combinational ATPG

Video
00:05:20

D-Algorithm

Video
00:07:13

Fault Classes and Fault Simulation

Fault Classes

Video
00:14:45

Additional Fault Models part-1

Video
00:11:46

Additional Fault Models part-2

Video
00:08:02

Fault Simulation

Video
00:10:34

Knowledge check: Fault modelling

Exercise

DFT - Basics

What is DFT?

Video
00:09:50

Classification of DFT Techniques

Video
00:07:38

Structured DFT Techniques

Video
00:03:25

Knowledge check: DFT techniques

Exercise

Scan Insertion & Test Compression

Scan Insertion Part - 1

Video
00:07:17

Scan Insertion Part - 2

Video
00:03:04

Scan Insertion Part - 3

Video
00:04:44

Scan Insertion Part - 4

Video
00:05:38

Hierachical DFT Flow

Video
00:07:25

Test Compression

Video
00:14:51

Knowledge check: DFT techniques

Exercise

Boundary Scan & BIST

Boundary Scan

Video
00:33:00

JTAG vs IJTAG

Video
00:10:05

Introduction to BIST, LBIST & MBIST

Video
00:19:59

Knowledge check: DFT techniques

Exercise

Miscellaneous Concepts

Design Rule Checks

Video
00:03:04

How to improve Test Coverage

Video
00:04:21

Fault Diagnosis

Video
00:02:38

Tessent Shell Overview

Intro to Tessent

Video
00:03:37

System Modes

Video
00:03:13

TSDB Overview

Video
00:05:23

Knowledge check: Tessent shell

Exercise

Feedback Form

Feedback Form

External Link

DFT - Labs

VPN Configuration Guide

PDF

DFT - Lab Manual

PDF

Solution to Lab 01

Video
00:10:32

Solution to Lab 02

Video
00:04:56

Solution to Lab 03

Video
00:05:12

Solution to Lab 04

Video
00:04:20

Solution to Lab 05

Video
00:02:22

Solution to Lab 06

Video
00:07:15

Solution to Lab 07

Video
00:06:49

Solution to Lab 08

Video
00:04:02

Solution to Lab 09

Video
00:08:23

Solution to Lab 10

Video
00:05:29

Solution to Lab 11

Video
00:05:23

Solution to Lab 12

Video
00:03:04

Solution to Lab 13

Video
00:09:57

Solution to Lab 14

Video
00:12:30

Solution to Lab 15

Video
00:07:25

DFT - Coding Guidelines

1 Learning Materials

DFT - Coding Guidelines

DFT - Coding Guidelines

PDF

Course Instructor

tutor image

Maven Silicon

312 Courses   •   400625 Students


tutor image

Deepika

1 Courses   •   2 Students

tutor image

Paramesh Nelavalli

tutor image

Kaveri

tutor image

Chandana

tutor image

Maven Silicon Training Support

47 Courses   •   4345 Students

Ratings & Reviews

4.7 /5

302 ratings

283 reviews

5

67%

4

33%

3

0%

2

0%

1

0%
MS
Mr. Sabitabrata Bhattacharya

a month ago

Very Good
AK
Ashish kumar

2 months ago

HY
Harshit Yadav

2 months ago

FAQs

1. What does a DFT course online cover?

A DFT (Design for Testability) course online teaches students how to design integrated circuits to be easily tested, covering topics like scan chains, testbenches, fault models, and testing methodologies, along with practical implementation strategies.

2. What is included in a DFT online course?

A DFT online course covers essential concepts such as built-in self-test (BIST), scan design, boundary scan, and other techniques to improve the testability of VLSI designs, often including hands-on practice with industry-standard tools.

3. What is a Design for Testability course?

A Design for Testability course focuses on techniques and methodologies to improve the ease of testing VLSI designs. It covers scan design, fault modeling, BIST, and the application of these techniques to ensure high-quality and reliable chips.

4. What will I learn in a Design for Testability online course?

In a Design for Testability online course, you will learn how to incorporate testability features into designs, covering techniques like scan insertion, built-in self-test (BIST), and fault coverage to optimize testing processes.

5. What is included in DFT online training?

DFT online training includes theoretical and practical knowledge of techniques used to make integrated circuits easier to test, such as scan chain insertion, BIST, and fault simulation, along with the use of DFT tools for verification and debugging.

6. What topics are covered in DFT training courses?

DFT training courses typically cover the core principles of Design for Testability, including scan insertion, fault modeling, ATPG (automatic test pattern generation), built-in self-test (BIST), and how these methodologies are applied in VLSI design.

7. What does DFT training online include?

DFT training online offers a comprehensive understanding of testability design methods, from scan chain insertion to fault coverage, often featuring hands-on exercises with industry-standard tools and techniques for improving VLSI design testability.

8. What is covered in a DFT VLSI course?

A DFT VLSI course teaches students the principles of testability in VLSI designs, including scan design, boundary scan, and the implementation of BIST (built-in self-test), equipping students with the knowledge to improve the testability of chips.

9. What will I learn in an online DFT course?

In an online DFT course, you will learn how to apply Design for Testability techniques to VLSI circuits, covering topics like scan insertion, fault coverage, and built-in self-test (BIST) for efficient and effective testing.

10. What is covered in a VLSI DFT course online?

A VLSI DFT course online includes a detailed study of testability techniques for integrated circuits, such as scan insertion, ATPG, BIST, and fault simulation, with a focus on applying these techniques to VLSI designs.

Get in touch

We'd love to hear from you!

Email us

Our support team is here to help.


elearn@maven-silicon.com

Visit us

Come say hello at our office.

# 21/1A, III Floor, MS Plaza, Gottigere, 
Bannerghatta Road, Bangalore - 560076

Call us

Mon - Sat from 8am to 7pm

080 6909 6300