dots bg

RISC-V Project

Master RISC-V RV32I RTL Design with Maven Silicon, gaining hands-on experience in developing RTL designs for the RV32I instruction set architecture.

4.7
(133 ratings)
Course Instructor Sivakumar P R
To enroll in this course, please contact the Admin
dots bg

Course Overview

Dive into the world of RISC-V RV32I RTL Design with key modules such as "RISC-V RV32I Reference Guide," "RISC-V RV32I RTL Architecture Design," and "RISC-V RV32I 5 Stage Pipelined RTL Design." Explore the intricacies of RTL design and gain hands-on experience in building a 5-stage pipelined architecture using RISC-V.

Course Curriculum

1 Subject

RISC-V RV32I RTL Design

3 Exercises26 Learning Materials

RISC-V Instruction Set Architecture

RISC-V Overview

Video
9:42

RISC-V Open ISA Part-1 - (Introduction to Various ISA's and Extensions of RISC-V)

Video
12:17

RISC-V Open ISA Part-2 (SoC architecture based on RISC-V ISA)

Video
9:15

RISC-V ISA Part-1 ( introduction)

Video
10:43

RISC-V ISA Part-2 ( RISC-V Registers and Modes)

Video
15:58

RISC-V ISA Part-3 ( introduction to Privileged Architecture)

Video
20:42

Base ISA

Video
15:6

RV32I Base Instructions(R & I type)

Video
23:9

RV32I Base Instructions(S & B Type)

Video
23:30

RV32I Base Instructions(J Type)

Video
15:19

RV32I Base Instructions (U type)

Video
17:11

Knowledge Check : RISC-V ISA

Exercise

RISC-V RV32I Reference Guide

RISC-V RV32I Quick Reference Guide

PDF

RISC-V RV32I RTL Architecture Design

RISC-V Execution Stages and Flow

Video
8:36

RISC-V Register File and RV32I Instructions Format

Video
12:52

RV32I R Type ALU Datapath

Video
9:29

RV32I I Type ALU Datapath

Video
6:33

RV32I S Type ALU Datapath - Load & Store

Video
13:4

RV32I B Type ALU Datapath

Video
8:23

RV32I J Type ALU Datapath JAL & JALR

Video
9:26

RV32I U Type ALU Datapath and Summary

Video
10:18

Knowledge Check : RISC-V RTL Design

Exercise

RISC-V RV32I 5 Stage Pipelined RTL Design

CPU Performance and RISC-V 5 Stage Pipeline Overview

Video
15:12

RISC-V 5 Stage Pipeline Data Hazards & Design Approach

Video
16:3

RISC-V 5 Stage Pipeline Control Hazards & Design Approach

Video
13:51

Knowledge Check : RISC-V Pipelined RTL Design

Exercise

Project: RISC-V RV32I Multi stage pipeline processor RTL Design

The RISC-V Instruction Set Manual

PDF

MSRV32I Core Design Specification

PDF

RISC-V RV32I - Quick Reference Guide for Instrcutions

PDF

Course Instructor

tutor image

Sivakumar P R

14 Courses   •   285 Students

CEO and Founder, Maven Silicon

Ratings & Reviews

4.7 /5

133 ratings

127 reviews

5

73%

4

27%

3

0%

2

0%

1

0%
S
Susmitha

a year ago

B
Bharadwaja

a year ago

Great Course
SC
Savitha C

a year ago

This course is helped to understand and i have aquired sufficient knowledge about rtl design of riscv 32