VLSI RISC-V Internship
Join Maven Silicon's RISC-V Internship program for hands-on experience in open-source architecture and RISC-V development.
4
(1 rating)
To enroll in this course, please contact the Admin
/CourseBundles(16)/108763-RISC-V_Internship.png)
Course Overview
Embark on the RISC-V Internship, a specialized program delving into RISC-V architecture and hands-on Verilog HDL implementation. Navigate through the RISC-V Instruction Set Architecture, RV32I Reference Guide, and RTL Architecture Design. Immerse yourself in Verilog HDL essentials, from data types to advanced verification techniques. Conclude with a hands-on project—designing a multi-stage pipeline processor—and a final test to showcase your RISC-V expertise.
Course Curriculum
1 Subject
RISC-V RV32I RTL Design using Verilog HDL
12 Exercises • 57 Learning Materials
RISC-V Instruction Set Architecture
RISC-V Overview
Video
00:09:42
RISC-V Open ISA Part-1 - (Introduction to Various ISA's and Extensions of RISC-V)
Video
00:12:17
RISC-V Open ISA Part-2 (SoC architecture based on RISC-V ISA)
Video
00:09:15
RISC-V ISA Part-1 ( introduction)
Video
00:10:43
RISC-V ISA Part-2 ( RISC-V Registers and Modes)
Video
00:15:58
RISC-V ISA Part-3 ( introduction to Privileged Architecture)
Video
00:20:42
Base ISA
Video
00:15:06
RV32I Base Instructions(R & I type)
Video
00:23:09
RV32I Base Instructions(S & B Type)
Video
00:23:30
RV32I Base Instructions(J Type)
Video
00:15:19
RV32I Base Instructions (U type)
Video
00:17:11
Knowledge Check : RISC-V ISA
Exercise
RISC-V RV32I Reference Guide
RISC-V RV32I Quick Reference Guide
PDF
RISC-V RV32I RTL Architecture Design
RISC-V Execution Stages and Flow
Video
00:08:36
RISC-V Register File and RV32I Instructions Format
Video
00:12:52
RV32I R Type ALU Datapath
Video
00:09:29
RV32I I Type ALU Datapath
Video
00:06:33
RV32I S Type ALU Datapath - Load & Store
Video
00:13:04
RV32I B Type ALU Datapath
Video
00:08:23
RV32I J Type ALU Datapath JAL & JALR
Video
00:09:26
RV32I U Type ALU Datapath and Summary
Video
00:10:18
Knowledge Check : RISC-V RTL Design
Exercise
RISC-V RV32I 5 Stage Pipelined RTL Design
CPU Performance and RISC-V 5 Stage Pipeline Overview
Video
00:15:12
RISC-V 5 Stage Pipeline Data Hazards & Design Approach
Video
00:16:03
RISC-V 5 Stage Pipeline Control Hazards & Design Approach
Video
00:13:51
Knowledge Check : RISC-V Pipelined RTL Design
Exercise
Introduction to Verilog HDL
Verilog_Course_Agenda
Video
00:14:12
VerilogHDL_Introduction
Video
00:28:35
Knowledge Check - Introduction to Verilog HDL
Exercise
Verilog HDL Reference Guide
Verilog HDL - Quick Reference Guide
PDF
Verilog HDL: Data Types
Data Types
Video
00:30:04
Knowledge Check - Data Types
Exercise
Verilog HDL: Operators
Verilog Operators
Video
00:30:06
Knowledge Check - Verilog Operators
Exercise
Advanced Verilog for Verification
Advance Verilog for Verification
Video
00:29:07
Knowledge Check - Verilog for Verification
Exercise
Verilog HDL: Assignments
Assignments
Video
00:23:21
Knowledge Check - Assignments
Exercise
Verilog HDL: Structured Procedures
Structured Procedures
Video
00:20:31
Knowledge Check - Structured Procedures
Exercise
Verilog HDL : Synthesis Coding Style
Synthesis Coding Style
Video
00:20:59
Knowledge Check - Synthesis Coding Style
Exercise
Verilog HDL: Finite State Machine
Finite State Machine
Video
00:16:19
Knowledge Check - Finite State Machine
Exercise
Summary - Verilog HDL
Summary
Video
00:23:58
Verilog HDL : Labs
Instructions - Verilog Labs
PDF
Verilog Lab Manual
PDF
Verilog Labs Folder - Download
ZIP
EDA Tools - Installation Guide
Video
00:18:50
EDA Tools - User Guide
Video
00:05:22
Solution to Lab 1
Video
00:23:43
Solution to Lab 2
Video
00:10:28
Solution to Lab 3
Video
00:06:01
Solution to Lab 4
Video
00:06:53
Solution to Lab 5
Video
00:06:41
Solution to Lab 6
Video
00:08:18
Solutions - Verilog Labs - Download
ZIP
Project: RISC-V RV32I Multi stage pipeline processor RTL Design
The RISC-V Instruction Set Manual
PDF
MSRV32I Core Design Specification
PDF
RISC-V RV32I - Quick Reference Guide for Instrcutions
PDF
Final Test: RISCV design
RISCV design
Exercise
RISC-V RTL Design
ALU Design
Video
00:11:03
ALU Verification
Video
00:07:48
Integer file design
Video
00:07:12
Integer File Verification
Video
00:09:19
RISC-V RTL Design & Verification Part -1
Video
00:13:41
RISC-V RTL Design & Verification Part -2
Video
00:12:22
RISC-V RTL Design & Verification Part -3
Video
00:19:45
RISC-V RTL Design & Verification Part -4
Video
00:06:21
Course Instructor
Ratings & Reviews
4 /5
1 ratings
●
0 reviews
5
0%
4
100%
3
0%
2
0%
1
0%
FAQs
1. What skills can I gain in a VLSI RISC-V internship?
In a VLSI RISC-V internship, you'll gain hands-on experience with RISC-V processor architecture, VLSI design, verification, and debugging, equipping you for a career in semiconductor and hardware design.
2. What is the focus of a RISC-V internship in VLSI?
A RISC-V internship in VLSI focuses on processor design, verification, and testing using the RISC-V architecture, allowing you to work on real-world projects in the semiconductor industry.
3. What kind of projects are involved in a RISC-V design internship?
In a RISC-V design internship, you'll work on designing processor cores, implementing instruction sets, and optimizing hardware for power, performance, and area (PPA).
4. What does a RISC-V processor internship teach?
A RISC-V processor internship provides experience in designing and verifying processor architectures, focusing on RISC-V, a modular and open-source ISA used in modern hardware systems.
5. How does VLSI RISC-V training benefit my career?
VLSI RISC-V training prepares you for designing and verifying custom processors using RISC-V architecture, enhancing your job prospects in semiconductor companies.
6. What skills do you develop in a RISC-V processor verification internship?
A RISC-V processor verification internship teaches you how to validate processor designs, write testbenches, and debug issues in RISC-V processors using verification methodologies like UVM.
7. What is the main focus of a RISC-V architecture internship?
In a RISC-V architecture internship, you focus on understanding and working with the RISC-V instruction set, designing efficient and scalable processor systems, and contributing to architectural improvements.
8. What will I learn in a VLSI processor design internship?
In a VLSI processor design internship, you'll gain experience in digital circuit design, integrating processors into VLSI systems, and testing their performance and reliability.
9. What is involved in a VLSI RISC-V verification internship?
A VLSI RISC-V verification internship involves validating RISC-V processor designs, creating testbenches, running simulations, and ensuring the correctness of the design.
10. What do you work on in a RISC-V hardware design internship?
In a RISC-V hardware design internship, you'll focus on designing RISC-V-based processors, implementing hardware components, and ensuring their functionality through verification processes.
Get in touch
We'd love to hear from you!
Visit us
Come say hello at our office.
# 21/1A, III Floor, MS Plaza, Gottigere,
Bannerghatta Road, Bangalore - 560076
Call us
Mon - Sat from 8am to 7pm
080 6909 6300
Online VLSI Courses
Digital Design - Hands On
VLSI Design Methodologies
VLSI System On Chip Design - Overview
Blended VLSI Programs
Blended VLSI Physical Design
Corporate
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy