VLSI Physical Design Internship
Explore VLSI Physical Design Internship opportunities at Maven Silicon for hands-on expertise in real-world projects.
Course Overview
Embark on the Physical Design Internship, a comprehensive program guiding you through the intricacies of VLSI physical design. From Linux basics to detailed exercises in Placement, DFT, Floorplanning, Routing, Synthesis, and PDKs, gain practical insights. Conclude with an exploration of Timing Constraints, a module test, and a broad overview of Physical Design.
Course Curriculum
8 Subjects
Linux Operating System
1 Exercises • 7 Learning Materials
Introduction to Linux Operating System & vi Text Editor
Introduction to Linux Operating System
vi Text Editor
Knowledge check: Linux
Labs User Guide & VPN Configuration Guide
Linux Labs User Guide
VPN_Configuration_Guide
Linux Lab Manual
Linux Lab 1 : Solution
Linux Lab 2 : Solution
Introduction to VLSI
1 Exercises • 9 Learning Materials
Introduction to VLSI & SoC Design
Electronic System
Smartphone - SoC - Architecture
SoC Design
ASIC Vs FPGA
Knowledge Check : Introduction to VLSI
ASIC Design Flow
ASIC Design Flow - Part-1 (Specification)
ASIC Design Flow - Part-2 (Architecture to RTL Design)
ASIC Design Flow - Part-3 (Verification to Gate Level Simulation)
ASIC Design Flow - Part-4 (DFT to STA)
ASIC Design Flow - Part-5 (Layout to GDS - II and AMS Flow)
Placement
1 Exercises • 8 Learning Materials
Placement
Introduction to Placement
Placement Flow
Routing Resources and Congestion
Timing Vs Congestion Driven Placement
Floorplan settings to reduce congestion
HFNS Gate Sizing and Cloning Scan chain Reordering
Knowledge Check : Placement
Reference Book : Placement
Placement
Physical Only Cells
Design for Testability
1 Exercises • 20 Learning Materials
DFT Theory
Introduction to DFT
Types of Testing
Basic Testing Principles
Fault Collapsing
What is DFT?
DFT Techniques - Ad-hoc Techniques
DFT Techniques- Structured Techniques
BIST & boundary Scan
Introduction to BIST, LBIST & MBIST
Knowledge check: DFT
DFT Reference Book
DFT Reference Book
Tessent Shell - Introduction
Introduction to Tessent Shell
System Modes
TSDB
DFT lab Solutions
Lab 01 : MBIST
Lab 02 : DRC
Lab 03 : Boundary Scan
Lab 04 : Scan Chain
Lab 05 : IJTAG
Lab 06 : EDT
DFT Lab Manual
Floorplanning
2 Exercises • 14 Learning Materials
Floorplanning
What is Floorplanning
Die Size Estimation and Utilization
Aspect Ratio
Initialize Floorplanning
Macros
Good and Bad Floorplan
Placement Blockages
Guidelines for Good Floorplan
Knowledge Check : Floorplan
Reference Book : Floorplanning
Ref: FloorPlanning
Powerplanning
Powerplanning Introduction
Power Network Synthesis
Running PNS
Power Calculations
Reference Book : Powerplanning
Power Planning
Knowledge Check : Powerplanning
Knowledge Check : Powerplanning
Routing
2 Exercises • 4 Learning Materials
Routing
Routing
Routing Flow
Metal Layer Stacks
Knowledge Check: routing
Reference Book : Routing
Routing
Module Test 3: Floorplanning, Powerplanning, Placement, CTS, Routing
Module test 3: Floorplanning, Powerplan, Placement, CTS, Routing
Synthesis and PDKs
2 Exercises • 24 Learning Materials
Libraries and PDKs
Process Design Kits (PDKs)
NDM Libraries
Library query
Library file (.lib)
Technology File (.tf)
Layout Vs Frame View (lef Vs frame)
Synthesis
SoC Design Flow -- Various abstraction levels
What is Synthesis
Synthesis Flow
Knowledge Check : Synthesis and PDKs
Knowledge Check : Synthesis and PDKs
Feedback Form - PD
Feedback Form - PD Theory & Labs
Defining Timing Constraints using SDC
Defining Timing Constraints Using SDC
Why SDC is so Important
Different Sections of SDC -- Header
Timing Constraints -- Base Generated and Virtual Clocks
System Interface Commands
Design Rule Constraints
Timing Constraints -- Group path Uncertainty Jitter Latency
Timing Constraints -- set input delay and set output delay
Clock Domain Crossing (CDC)
Timing Exceptions
SDC Commands Classification in Fusion Compiler
Module Test : Intro to PD, CMOS , Synthesis & PDK and DFT
Module Test : Intro to PD, CMOS , Synthesis & PDK andDFT
Reference Books
Ref: Synthesis
Ref: Libraries and PDKs
Ref: SDC
Introduction to Physical Design
1 Exercises • 9 Learning Materials
Introduction to Physical Design
Intro to VLSI
Design Styles
Partitioning
Floor-planning
placement
CTS
Routing
Static Timing Analysis (STA)
Knowledge Check : Introduction to PD
Reference Book : Introduction to Physical Design
Introduction to Physical Design
Course Instructor
/102477-Maven_Logo_(elearn_profile_pic)_(3).png){kind=logo}
Maven Silicon
304 Courses • 352201 Students
Deepika
1 Courses • 2 Students
Paramesh Nelavalli
Kaveri
Chandana
Maven Silicon Training Support
47 Courses • 3698 Students
Ratings & Reviews
4.4 /5
19 ratings
●
6 reviews
5
4
3
2
1
FAQ's
1. What is a VLSI physical design internship program?
2. Who is eligible for the VLSI physical design internship program?
3. What skills will I gain from the physical design internship program?
4. Is the physical design internship available online?
5. Can I receive certification after completing the physical design internship?
6. What is a Physical Design Internship with Certification?
7. What is an Internship for VLSI Physical Design Students?
8. What is an Advanced Physical Design Internship?
Get in touch
We'd love to hear from you!
Visit us
Come say hello at our office.
# 21/1A, III Floor, MS Plaza, Gottigere,
Bannerghatta Road, Bangalore - 560076
Call us
Mon - Sat from 8am to 7pm
080 6909 6300
Online VLSI Courses
Digital Design - Hands On
VLSI Design Methodologies
VLSI System On Chip Design - Overview
Blended VLSI Programs
Blended VLSI Physical Design
Corporate
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy