VLSI Physical Design Internship
Explore VLSI Physical Design Internship opportunities at Maven Silicon for hands-on expertise in real-world projects.
4.5
(22 ratings)
To enroll in this course, please contact the Admin
Course Overview
Embark on the Physical Design Internship, a comprehensive program guiding you through the intricacies of VLSI physical design. From Linux basics to detailed exercises in Placement, DFT, Floorplanning, Routing, Synthesis, and PDKs, gain practical insights. Conclude with an exploration of Timing Constraints, a module test, and a broad overview of Physical Design.
Course Curriculum
8 Subjects
Linux Operating System
1 Exercises • 8 Learning Materials
Introduction to Linux Operating System & vi Text Editor
Introduction to Linux Operating System
Video
01:15:00
vi Text Editor
Video
00:31:00
Knowledge check: Linux
Exercise
Labs User Guide & VPN Configuration Guide
Ubuntu Installation Guide
PDF
Linux Labs User Guide
PDF
VPN_Configuration_Guide
PDF
Linux Lab Manual
PDF
Linux Lab 1 : Solution
Video
00:08:26
Linux Lab 2 : Solution
Video
00:05:15
Introduction to VLSI
1 Exercises • 9 Learning Materials
Introduction to VLSI & SoC Design
Electronic System
Video
00:26:43
Smartphone - SoC - Architecture
Video
00:09:55
SoC Design
Video
00:16:59
ASIC Vs FPGA
Video
00:12:07
Knowledge Check : Introduction to VLSI
Exercise
ASIC Design Flow
ASIC Design Flow - Part-1 (Specification)
Video
00:13:04
ASIC Design Flow - Part-2 (Architecture to RTL Design)
Video
00:09:32
ASIC Design Flow - Part-3 (Verification to Gate Level Simulation)
Video
00:09:05
ASIC Design Flow - Part-4 (DFT to STA)
Video
00:10:07
ASIC Design Flow - Part-5 (Layout to GDS - II and AMS Flow)
Video
00:14:03
Placement
1 Exercises • 8 Learning Materials
Placement
Introduction to Placement
Video
00:04:14
Placement Flow
Video
00:07:10
Routing Resources and Congestion
Video
00:04:30
Timing Vs Congestion Driven Placement
Video
00:05:47
Floorplan settings to reduce congestion
Video
00:02:26
HFNS Gate Sizing and Cloning Scan chain Reordering
Video
00:03:55
Knowledge Check : Placement
Exercise
Reference Book : Placement
Placement
PDF
Physical Only Cells
PDF
Design for Testability
1 Exercises • 20 Learning Materials
DFT Theory
Introduction to DFT
Video
00:11:15
Types of Testing
Video
00:08:24
Basic Testing Principles
Video
00:11:39
Fault Collapsing
Video
00:12:27
What is DFT?
Video
00:10:50
DFT Techniques - Ad-hoc Techniques
Video
00:10:15
DFT Techniques- Structured Techniques
Video
00:09:15
BIST & boundary Scan
Video
00:12:08
Introduction to BIST, LBIST & MBIST
Video
00:19:59
Knowledge check: DFT
Exercise
DFT Reference Book
DFT Reference Book
PDF
Tessent Shell - Introduction
Introduction to Tessent Shell
Video
00:03:37
System Modes
Video
00:03:13
TSDB
Video
00:05:23
DFT lab Solutions
Lab 01 : MBIST
Video
00:16:16
Lab 02 : DRC
Video
00:16:56
Lab 03 : Boundary Scan
Video
00:08:49
Lab 04 : Scan Chain
Video
00:09:23
Lab 05 : IJTAG
Video
00:16:40
Lab 06 : EDT
Video
00:10:06
DFT Lab Manual
PDF
Floorplanning
2 Exercises • 14 Learning Materials
Floorplanning
What is Floorplanning
Video
00:04:37
Die Size Estimation and Utilization
Video
00:02:45
Aspect Ratio
Video
00:04:28
Initialize Floorplanning
Video
00:01:52
Macros
Video
00:03:39
Good and Bad Floorplan
Video
00:03:20
Placement Blockages
Video
00:03:46
Guidelines for Good Floorplan
Video
00:01:43
Knowledge Check : Floorplan
Exercise
Reference Book : Floorplanning
Ref: FloorPlanning
PDF
Powerplanning
Powerplanning Introduction
Video
00:05:05
Power Network Synthesis
Video
00:10:40
Running PNS
Video
00:05:04
Power Calculations
Video
00:02:48
Reference Book : Powerplanning
Power Planning
PDF
Knowledge Check : Powerplanning
Knowledge Check : Powerplanning
Exercise
Routing
2 Exercises • 4 Learning Materials
Routing
Routing
Video
00:02:16
Routing Flow
Video
00:03:37
Metal Layer Stacks
Video
00:01:57
Knowledge Check: routing
Exercise
Reference Book : Routing
Routing
PDF
Module Test 3: Floorplanning, Powerplanning, Placement, CTS, Routing
Module test 3: Floorplanning, Powerplan, Placement, CTS, Routing
Exercise
Synthesis and PDKs
2 Exercises • 24 Learning Materials
Libraries and PDKs
Process Design Kits (PDKs)
Video
00:10:24
NDM Libraries
Video
00:04:00
Library query
Video
00:00:26
Library file (.lib)
Video
00:01:40
Technology File (.tf)
Video
00:01:59
Layout Vs Frame View (lef Vs frame)
Video
00:03:12
Synthesis
SoC Design Flow -- Various abstraction levels
Video
00:04:19
What is Synthesis
Video
00:02:14
Synthesis Flow
Video
00:02:09
Knowledge Check : Synthesis and PDKs
Knowledge Check : Synthesis and PDKs
Exercise
Feedback Form - PD
Feedback Form - PD Theory & Labs
External Link
Defining Timing Constraints using SDC
Defining Timing Constraints Using SDC
Video
00:02:36
Why SDC is so Important
Video
00:03:01
Different Sections of SDC -- Header
Video
00:02:36
Timing Constraints -- Base Generated and Virtual Clocks
Video
00:05:24
System Interface Commands
Video
00:02:39
Design Rule Constraints
Video
00:01:43
Timing Constraints -- Group path Uncertainty Jitter Latency
Video
00:04:29
Timing Constraints -- set input delay and set output delay
Video
00:03:34
Clock Domain Crossing (CDC)
Video
00:04:42
Timing Exceptions
Video
00:04:45
SDC Commands Classification in Fusion Compiler
Video
00:02:16
Module Test : Intro to PD, CMOS , Synthesis & PDK and DFT
Module Test : Intro to PD, CMOS , Synthesis & PDK andDFT
Exercise
Reference Books
Ref: Synthesis
PDF
Ref: Libraries and PDKs
PDF
Ref: SDC
PDF
Introduction to Physical Design
1 Exercises • 9 Learning Materials
Introduction to Physical Design
Introduction to VLSI Design
Video
00:06:19
Design Styles
Video
00:09:36
Partitioning
Video
00:05:12
Floorplanning
Video
00:05:34
Placement
Video
00:05:34
Clock Tree Synthesis [ CTS ]
Video
00:06:35
Routing
Video
00:04:21
Static Timing Analysis [ STA ]
Video
00:05:24
Knowledge Check : Introduction to PD
Exercise
Reference Book : Introduction to Physical Design
Introduction to Physical Design
PDF
Course Instructor
Ratings & Reviews
4.5 /5
22 ratings
●
6 reviews
5
56%
4
40%
3
4%
2
0%
1
0%
FAQ's
1. What is a VLSI physical design internship program?
A VLSI physical design internship program offers students or fresh graduates hands-on experience in physical design aspects of VLSI (Very Large Scale Integration). It involves working with design tools and techniques related to layout, placement, routing, and verification. Interns learn how to optimize designs for performance, area, and power while understanding the physical constraints and challenges involved in chip design.
2. Who is eligible for the VLSI physical design internship program?
The VLSI physical design internship program is open to engineering students or graduates with a background in VLSI design, electrical engineering, or related fields. A basic understanding of digital design, knowledge of tools like Cadence or Synopsys, and interest in semiconductor design are essential for eligibility.
3. What skills will I gain from the physical design internship program?
During the internship, you will gain skills in physical design flow, including RTL-to-GDSII, floorplanning, placement, clock tree synthesis, routing, and verification. You will also work with industry-standard tools for design and verification and learn how to manage physical constraints like power, area, and signal integrity.
4. Is the physical design internship available online?
Yes, some institutions and companies offer online physical design internships, allowing you to work remotely while gaining valuable experience. These programs typically involve virtual sessions, tool access, and collaborative projects, providing flexibility for students worldwide.
5. Can I receive certification after completing the physical design internship?
Many VLSI physical design internship programs offer certification upon successful completion. The certification can add value to your resume and showcase your proficiency in VLSI physical design and related areas.
6. What is a Physical Design Internship with Certification?
A Physical Design Internship with Certification is an internship program where, upon successful completion, interns receive a certification that validates their knowledge and practical experience in physical design for VLSI circuits, making them more competitive in the job market.
7. What is an Internship for VLSI Physical Design Students?
An Internship for VLSI Physical Design Students provides practical exposure to various physical design processes in VLSI, such as floorplanning, clock tree synthesis, place-and-route, and layout optimization, offering students a real-world experience in the field.
8. What is an Advanced Physical Design Internship?
An Advanced Physical Design Internship focuses on complex topics in VLSI physical design, such as advanced routing techniques, power grid optimization, 3D IC design, and performance analysis.
Get in touch
We'd love to hear from you!
Visit us
Come say hello at our office.
# 21/1A, III Floor, MS Plaza, Gottigere,
Bannerghatta Road, Bangalore - 560076
Call us
Mon - Sat from 8am to 7pm
080 6909 6300
Online VLSI Courses
Digital Design - Hands On
VLSI Design Methodologies
VLSI System On Chip Design - Overview
Blended VLSI Programs
Blended VLSI Physical Design
Corporate
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy