VLSI Physical Design Internship
Explore VLSI Physical Design Internship opportunities at Maven Silicon for hands-on expertise in real-world projects.
Course Overview
Embark on the Physical Design Internship, a comprehensive program guiding you through the intricacies of VLSI physical design. From Linux basics to detailed exercises in Placement, DFT, Floorplanning, Routing, Synthesis, and PDKs, gain practical insights. Conclude with an exploration of Timing Constraints, a module test, and a broad overview of Physical Design.
Course Curriculum
10 Subjects
Must Read - Internship Course
5 Learning Materials
Must Knows
Must Knows
How to navigate elearn platform?
How to raise a ticket for all non-technical queries?
How to ask a question for technical doubts?
Admission Form
Admission Form
Verilog HDL Theory & Labs
8 Exercises • 22 Learning Materials
Introduction to Verilog HDL
Setting Expectations - Course Agenda
Introduction to Verilog HDL
Knowledge Check - Introduction to Verilog HDL
Verilog HDL Reference Material
Verilog HDL Reference Book
Verilog HDL - Quick Reference Guide
Data Types
Data Types
Knowledge Check - Data Types
Verilog Operators
Verilog Operators
Knowledge Check - Verilog Operators
Verilog for Verification
Verilog for Verification
Knowledge Check - Verilog for Verification
Assignments
Assignments
Knowledge Check - Assignments
Structured Proceedures
Structured Procedures
Knowledge Check - Structured Procedures
Synthesis Coding Styles
Synthesis Coding Style
Knowledge Check - Synthesis Coding Style
Finite State Machine
Finite State Machine
Knowledge Check - Finite State Machine
Compiler Directive
Compiler Directive
Summary
Verilog HDL Summary
Verilog RTL Coding Examples
Verilog Labs
Verilog Lab Manual
Verilog Lab Manual - Synopsys VCS, Verdi and DesignCompiler
Solution to Verilog Lab 01
Solution to Verilog Lab 02
Solution to Verilog Lab 03
Solution to Verilog Lab 04
Solution to Verilog Lab 05
Solution to Verilog Lab 06
Physical Design Foundation
2 Exercises • 19 Learning Materials
Introduction to VLSI & SoC Design
Electronic System
Smartphone - SoC - Architecture
SoC Design
ASIC Vs FPGA
Knowledge Check : Introduction to VLSI
Feedback Form
Feedback Form
ASIC Design Flow
ASIC Design Flow - Part-1 (Specification)
ASIC Design Flow - Part-2 (Architecture to RTL Design)
ASIC Design Flow - Part-3 (Verification to Gate Level Simulation)
ASIC Design Flow - Part-4 (DFT to STA)
ASIC Design Flow - Part-5 (Layout to GDS - II and AMS Flow)
Introduction to Physical Design
Intro to VLSI
Design Styles
Partitioning
Floor-planning
placement
CTS
Routing
Static Timing Analysis (STA)
Knowledge Check : Introduction to PD
Feedback Form - Overall Experience
Feedback Form - Overall Experience
Foundation - Design for Testability
1 Exercises • 11 Learning Materials
DFT Basics
Introduction to DFT
Basic Testing Principles
Feedback Form
Fault Collapsing
What is DFT?
DFT Techniques- Structured Techniques
Knowledge check: DFT techniques
Tessent Shell - Introduction
Introduction to Tessent Shell
System Modes
Project - Demo
Introduction_dft_structured_techniques
Scan_chain_insertion
Feedback Form - Overall Experience
Feedback Form - Overall Experience
Static Timing Analysis
1 Exercises • 15 Learning Materials
Static Timing Analysis
Why & What is Timing Analysis?
Types of Timing Analysis
False Paths & Multi Cycle Paths
STA in Design Flow
Clock - Part -1
Clock - Part - 2
Timing Parameters in STA - Part-1
Timing Parameters in STA - Part-2
Feedback Form
Timing Parameters in STA - Part-3
Timing Analysis on Sequential Circuits - Part-1
Timing Analysis on Sequential Circuits - Part-2
STA Proceedure
Different Techniques to improve timing
Knowledge Check : STA
Feedback Form - Overall Experience
Feedback Form - Overall Experience
VLSI - Physical Design - Floorplanning - V1
2 Exercises • 14 Learning Materials
Floorplanning
What is Floorplanning
Die Size Estimation and Utilization
Aspect Ratio
Initialize Floorplanning
Macros
Good and Bad Floorplan
Placement Blockages
Guidelines for Good Floorplan
Knowledge Check : Floorplan
Reference Book : Floorplanning
Ref: FloorPlanning
Powerplanning
Powerplanning Introduction
Power Network Synthesis
Running PNS
Power Calculations
Reference Book : Powerplanning
Power Planning
Knowledge Check : Powerplanning
Knowledge Check : Powerplanning
VLSI - Physical Design - Placement - V1
1 Exercises • 8 Learning Materials
Placement
Introduction to Placement
Placement Flow
Routing Resources and Congestion
Timing Vs Congestion Driven Placement
Floorplan settings to reduce congestion
HFNS Gate Sizing and Cloning Scan chain Reordering
Knowledge Check : Placement
Reference Book : Placement
Placement
Physical Only Cells
VLSI - Physical Design - Routing - V1
2 Exercises • 4 Learning Materials
Routing
Routing
Routing Flow
Metal Layer Stacks
Knowledge Check: routing
Reference Book : Routing
Routing
Module Test 3: Floorplanning, Powerplanning, Placement, CTS, Routing
Module test 3: Floorplanning, Powerplan, Placement, CTS, Routing
Foundation - Physical Verification
8 Learning Materials
Physical Verification DRC and LVS
PD_Physical_Verification_DRC_and_LVS
PD_Physical_Verification_Calibre_tool_Introduction
Feedback Form
PV
PERC
Introduction to Calibre PERC
PERC: Nets, Paths
Calibre PERC - Net Coding Basics
Feedback Form - Overall Experience
Feedback Form - Overall Experience
SPI PD Implementation Using QFlow
1 Exercises • 12 Learning Materials
Q-Flow
Q-Flow Installation Guide
Physical Design Implementation of SPI using Qflow
Synthesis Using Yosys Tool
EDA Tools User Guide
Must read Instruction manual
Virtualbox_Ubuntu - Installation Guide
Installation guide for Virtual Box and Ubuntu in Windows
Verilog RTL code of SPI Protocol
Fault Installation
Fault Lab
SPI_Fault
SPI top
Feedback Form - PD Internship
Feedback Form - PD Internship
Final Test : Physical Design Internship
Final Test : Physical Design Internship
Course Instructor
/102477-Maven_Logo_(elearn_profile_pic)_(3).png){kind=logo}
Maven Silicon
307 Courses • 396316 Students
Deepika
1 Courses • 2 Students
Paramesh Nelavalli
Kaveri
Chandana
Maven Silicon Training Support
47 Courses • 4326 Students
Ratings & Reviews
4.5 /5
22 ratings
●
6 reviews
5
4
3
2
1
FAQ's
1. What is a VLSI physical design internship program?
2. Who is eligible for the VLSI physical design internship program?
3. What skills will I gain from the physical design internship program?
4. Is the physical design internship available online?
5. Can I receive certification after completing the physical design internship?
6. What is a Physical Design Internship with Certification?
7. What is an Internship for VLSI Physical Design Students?
8. What is an Advanced Physical Design Internship?
Get in touch
We'd love to hear from you!
Visit us
Come say hello at our office.
# 21/1A, III Floor, MS Plaza, Gottigere,
Bannerghatta Road, Bangalore - 560076
Call us
Mon - Sat from 8am to 7pm
080 6909 6300
Online VLSI Courses
Digital Design - Hands On
VLSI Design Methodologies
VLSI System On Chip Design - Overview
Blended VLSI Programs
Blended VLSI Physical Design
Corporate
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy