VLSI Design Internship Program
Join our VLSI Design Internship Program and gain practical experience in digital design using Verilog HDL. Learn key concepts and methodologies through exercises and labs.
/CourseBundles(101)/100147-VLSI_Design_Internship_Program.png)
Course Overview
Welcome to the VLSI Design Internship Program, where aspiring engineers dive into the world of digital design. Begin by mastering the fundamentals of digital electronics, including number systems, logic circuits, and sequential circuits. Then, explore Verilog HDL, covering topics such as data types, operators, and structured procedures. Engage in hands-on labs to reinforce your learning and tackle real-world design challenges like UART, alarm clock, SPI, and Video Graphics Adapter (VGA). By the end of this program, you'll have the skills and experience needed to kickstart your career in VLSI design.
Course Curriculum
15 Subjects
Must Read - B2B Academia
5 Learning Materials
Admission Form
Admission Form
Must Knows before training
Must Knows before training
How to navigate elearn platform?
How to raise a ticket for all non-technical queries?
How to ask a question for technical doubts?
VLSI - Design - Introduction to VLSI and ASIC Design Flow
1 Exercises • 9 Learning Materials
Introduction to VLSI & SoC Design
Electronic System
Smartphone - SoC - Architecture
SoC Design
ASIC Vs FPGA
Knowledge Check : Introduction to VLSI
ASIC Design Flow
ASIC Design Flow - Part-1 (Specification)
ASIC Design Flow - Part-2 (Architecture to RTL Design)
ASIC Design Flow - Part-3 (Verification to Gate Level Simulation)
ASIC Design Flow - Part-4 (DFT to STA)
ASIC Design Flow - Part-5 (Layout to GDS - II and AMS Flow)
Digital Design
8 Exercises • 26 Learning Materials
Introduction to Digital Electronics
Introduction to Digital Electronics
Number Systems and Codes
Number Systems and Codes
Assignment 1
Solution to Assignment 1
Knowledge Check : Number Systems and Codes
Logic Circuits
Logic Circuits
Assignment 2
Solution to Assignment 2
Knowledge Check: Logic Circuits
Combinational Circuits
Combinational Circuits - I
Knowledge Check : Combinational Logic Circuits - 1
Assignment 3
Solution to Assignment 3
Combinational Circuits - II
Knowledge Check : Combinational Logic Circuits - 2
Assignment 4
Solution to Assignment 4
Sequential Circuits
Sequential Circuits - I
Knowledge Check : Sequential Circuits - 1
Assignment 5
Solution to Assignment 5
Sequential Circuits - II
Knowledge Check : Sequential Circuits - 2
Assignment 6
Solution to Assignment 6
Finite State Machines
FSM
Solution to Assignment 7
Assignment 7
Knowledge Check : FSM
Feedback Form
Feedback Form
Memories
Memories
Assignment 8
Solution to Assignment 8
Knowledge Check : Memories
Verilog - HDL
8 Exercises • 24 Learning Materials
Verilog HDL Reference Material
Verilog HDL - Quick Reference Guide
Introduction to Verilog HDL
Verilog_Course_Agenda
VerilogHDL_Introduction
Knowledge Check - Introduction to Verilog HDL
Data Types
Data Types
Knowledge Check - Data Types
Verilog Operators
Verilog Operators
Knowledge Check - Verilog Operators
Advanced Verilog for Verification
Advance Verilog for Verification
Knowledge Check - Verilog for Verification
Assignments
Assignments
Knowledge Check - Assignments
Structured Procedures
Structured Procedures
Knowledge Check - Structured Procedures
Synthesis Coding Style
Synthesis Coding Style
Knowledge Check - Synthesis Coding Style
Finite State Machine
Finite State Machine
Knowledge Check - Finite State Machine
Summary
Summary
Feedback Form
Feedback Form
Verilog Labs
Instructions - Verilog Labs
Verilog Lab Manual
Verilog Labs Folder - Download
EDA Tools - Installation Guide
EDA Tools - User Guide
Solution to Lab 1
Solution to Lab 2
Solution to Lab 3
Solution to Lab 4
Solution to Lab 5
Solution to Lab 6
Solutions - Verilog Labs - Download
SPI Design
1 Exercises • 2 Learning Materials
SPI RTL Design
SPI RTL Design
Feedback Form
Feedback Form
Final Test - SPI Design
Final Test
AHB2APB Bridge Design
2 Exercises • 5 Learning Materials
AHB2APB Bridge Design - Project Specification
Introduction_AHB_APB_Bridge
AHB_APB_Blocks
Interfacing_AHB_APB
AHB2APB Bridge - Project Specification Documents
AHB_APB_Bridge_Specification
Module Test : AHB2APB Bridge Design
Knowledge Check : AHB2APB Bridge Design
Feedback Form
Feedback Form
Final Test: AHB2APB Bridge Design
Final Test
AHB2APB Bridge Design
RISC-V ISA & RV32I RTL Design
1 Exercises • 24 Learning Materials
RISC-V Instruction Set Architecture
RISC-V Overview
RISC-V Open ISA Part-1 - (Introduction to Various ISA's and Extensions of RISC-V)
RISC-V Open ISA Part-2 (SoC architecture based on RISC-V ISA)
RISC-V ISA Part-1 ( introduction)
RISC-V ISA Part-2 ( RISC-V Registers and Modes)
RISC-V ISA Part-3 ( introduction to Privileged Architecture)
Base ISA
RV32I Base Instructions(R & I type)
RV32I Base Instructions(S & B Type)
RV32I Base Instructions(J Type)
RV32I Base Instructions (U type)
RISC-V RV32I RTL Architecture Design
RISC-V Execution Stages and Flow
RISC-V Register File and RV32I Instructions Format
RV32I R Type ALU Datapath
RV32I I Type ALU Datapath
RV32I S Type ALU Datapath - Load & Store
RV32I B Type ALU Datapath
RV32I J Type ALU Datapath JAL & JALR
RV32I U Type ALU Datapath and Summary
RISC-V RV32I 5 Stage Pipelined RTL Design
CPU Performance and RISC-V 5 Stage Pipeline Overview
RISC-V 5 Stage Pipeline Data Hazards & Design Approach
RISC-V 5 Stage Pipeline Control Hazards & Design Approach
RISC-V RV32I Reference Guide
RISC-V RV32I Quick Reference Guide
Feedback Form
Feedback Form
Final Test: RISC - V design
Final Test
Alarm Clock Design
1 Exercises • 2 Learning Materials
Alarm clock: Specification
Explanation to Project Specification
Digital_alarm_clock
Final Test - Alarm clock design
Alarm clock_Final Test
Video Graphics Adapter Design
1 Exercises • 1 Learning Materials
VGA: Specification
VGA Specification
Final test - VGA design
Final test
UART design
1 Exercises • 3 Learning Materials
UART: Specification
UART specification
UART - Part1
UART - Part2
Final Test - UART design
Final Test: UART
Project Submission
1 Exercises •
Project Submission Report
Project Submissions
DI Resources
4 Learning Materials
Reference Materials
Reference 1
Reference 2
Reference 3
Reference 4
Final Test : GPIO
1 Exercises •
Final Test - GPIO Design
Final Test
SPI Protocol
1 Exercises • 9 Learning Materials
SPI
SoC Design
Serial Peripheral Interface : Introduction
Serial Peripheral Interface : Architecture
Feedback Form
Knowledge Check : SPI Protocol
SPI : Multiple Slave Configuration
SPI : Implementation with a Case Study
SPI : Case Study
SOC
Feedback Form - Overall Experience
Feedback Form - Overall Experience
APB Protocol
1 Exercises • 7 Learning Materials
Introduction to AMBA
SoC Design
Introduction to AMBA
SOC
APB Protocol
APB - Signal Decritption
APB - Data Transfers
Feedback Form
Knowledge Check : APB Protocol
Knowledge Check : APB Protocol
Feedback Form - Overall Experience
Feedback Form - Overall Experience
Course Instructor
/102477-Maven_Logo_(elearn_profile_pic)_(3).png){kind=logo}
Maven Silicon
338 Courses • 132540 Students
Deepika
1 Courses • 1 Students
Paramesh Nelavalli
Kaveri
Chandana
Maven Silicon Training Support
30 Courses • 510 Students
Ratings & Reviews
4.6 /5
150 ratings
●
44 reviews
5
4
3
2
1
FAQs
1. Why should students apply for a VLSI internship?
2. What makes a VLSI course beneficial for freshers?
3. What is the primary focus of a VLSI design course?
4. How does a VLSI course with placement help students?
5. Are VLSI courses online suitable for working professionals?
6. What is the value of VLSI certification courses?
7. Is a VLSI internship for freshers a good starting point?
8. What skills can I gain from a VLSI design internship?
9. What skills can I gain from a VLSI internship?
10. Why should I enroll in a VLSI course?
Get in touch
We'd love to hear from you!
Visit us
Come say hello at our office.
# 21/1A, III Floor, MS Plaza, Gottigere,
Bannerghatta Road, Bangalore - 560076
Call us
Mon - Sat from 8am to 7pm
080 6909 6300
Online VLSI Courses
Digital Design - Hands On
VLSI Design Methodologies
VLSI System On Chip Design - Overview
Blended VLSI Programs
Blended VLSI Physical Design
Corporate
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy