VLSI Verification
Optimize your VLSI designs with effective verification at Maven Silicon. Explore proven strategies and methodologies for robust VLSI verification processes.
₹18900.00 ₹24900.00 24% OFF
/CourseBundles(73)/637-VLSI_Verification-min.png)
Course Overview
Welcome to the VLSI Verification course – your comprehensive journey into mastering verification methodologies in VLSI design. This course covers a range of modules, from introducing the basics to in-depth discussions on SystemVerilog language concepts, memories, interfaces, object-oriented programming, randomization, functional coverage, and more. Engage in case studies involving Dual Port RAM and Maven SoC using SystemVerilog testbenches. Conclude with an overview of the Universal Verification Methodology. Join us on this insightful exploration into the world of VLSI Verification!
Course Curriculum
1 Subject
VLSI Verification
13 Exercises • 53 Learning Materials
Introduction
Getting Familiar with VLSI Verification course
Verification Methodology Overview
Introduction to Verification Methodology
Verification Process
Reusable TB
Verification Environment Architecture
Constraint Random Coverage Driven Verification
Verification Methodologies & Summary
Knowledge Check : Verification Methodology Overview
SystemVerilog Language Concepts
SV Concepts Agenda
SV Overview
SV Transactions
SV Interface
SV Virtual Interface
SV OOP
SV Randomization & Functional Coverage
SV TB Architecture
Knowledge Check : SV language Concepts Overview
SystemVerilog Reference Book - Download FYR
SystemVerilog - Quick Reference Guide
SystemVerilog Datatypes
SystemVerilog Introduction & Logic Data Type
SV Data Types - Strings,Packages & Summary
SV Data Types - 2 State, Struct & Enum
Knowledge Check : Data Types
SystemVerilog Memories
SV Memories - Introduction, Packed and Multi Dimensional Arrays
SV Memories - Associative Arrays, Array Methods & Summary
SV Memories - Dynamic Arrays & Queues
Knowledge Check:Memories
SystemVerilog Tasks & Functions
SV Tasks & Functions - Introduction, Void Functions, Fun return & Automatic Task
SV Tasks & Functions - Pass by value & ref and Summary
Knowledge Check : Tasks & Functions
SystemVerilog Interfaces
SV Interfaces - Introduction & Verilog ports Vs SV Interface
SV Interfaces - Modports & Clocking Block
SV Interfaces - Examples & Summary
Knowledge Check:Interface & Clocking Block
SystemVerilog Object Oriented Programming - Basics
SV OOP - Introduction, Class Data Type & Objects
SV OOP - Shallow Vs Deep Copy & Summary
SV OOP - Constructor, Null Object, Object assignments and copy
Knowledge Check: Basic OOP
SystemVerilog Object Oriented Programming - Advanced
SV OOP - Introduction, Inheritance & Super
SV OOP - Polymorphism, cast, Virtual & Parametrised classes, Summary
SV OOP - Static properties & methods and Pass by ref
Knowledge Check: Advanced OOP
SystemVerilog Randomization
SV Randomization - Introduction, rand and randc
SV Randomization - Set Membership, Constraints & Summary
SV Randomization - Randomize, Pre and Post randomize & Constraints
Knowledge Check: Randomization
SystemVerilog Threads, Mailboxes and Semaphores
SV Threads , Events, Mailbox and Semaphores
Knowledge Check : Threads , Events, Semaphore & Mailbox
SystemVerilog Virtual Interface
SV Virtual Interface - Introduction, Implementation & Examples
Knowledge Check : Virtual Interface
SystemVerilog Functional Coverage
SV Functional Coverage - Introduction & CRCDV
SV Functional Coverage - Covergroup, Coverpoint, Bins, Cross, Methods & Summary
Knowledge Check : Functional Coverage
Case Study 1 : Dual Port RAM - SystemVerilog TB
Verification Paln
Testbench Architecture and Verification Flow
Transaction and Generator
Interface and Drivers
Monitors
Scoreboard and Reference Model
Environment and Testcases
Case Study 2 : Maven SoC - SystemVerilog TB
Maven SoC SystemVerilog Verification Environment
Universal Verification Methodology Overview
Introduction to UVM
UVM Concepts
UVM SoC TB
UVM AHB UVC
UVM SoC TB Examples
Knowledge Check : Introduction to UVM
Course Instructor
/101894-Maven_Logo_(elearn_profile_pic)_(2).png){kind=logo}
Sivakumar P R
17 Courses • 1948 Students
CEO and Founder, Maven Silicon
Ratings & Reviews
4.8 /5
150 ratings
●
96 reviews
5
4
3
2
1
Get in touch
We'd love to hear from you!
Visit us
Come say hello at our office.
# 21/1A, III Floor, MS Plaza, Gottigere,
Bannerghatta Road, Bangalore - 560076
Call us
Mon - Sat from 8am to 7pm
080 6909 6300
Online VLSI Courses
Digital Design - Hands On
VLSI Design Methodologies
VLSI System On Chip Design - Overview
Blended VLSI Programs
Blended VLSI Physical Design
Corporate
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy